

DEDAN KIMATHI UNIVERSITY
OF TECHNOLOGY

University Examinations 2021/ 2022
FIRST YEAR FIRST SEMESTER EXAMINATION FOR THE IBSC. I.T

EEE 2206 DIGITAL LOGIC

SUPPLEMENTARY/SPECIAL
Date
Time

## Instructions

1. Answer question one and any other two questions
2. Use standard notation and SI units only
3. No casual freehand drawings allowed

## QUESTION ONE (COMPULSORY) 30 Marks

(a) Classify the following systems into analogue or digital systems:
(i) Time on the Clock at Parliament Buildings in Nairobi
(ii) Metre ruler
(iii) Green and red traffic lights
(iv) Voice from an loudspeaker
(v) An electric toggle switch
(vi) Number of bananas in a basket
(vii) Keys on a piano keyboard
(viii) TV image
(b) Implement a two-input XNOR gates using NAND gates only
(c) Define briefly a "tristate logic gate". What is the main use of "tristate logic gate". Give the logic diagram of a tristate buffer gate
(d) Give a logic diagram (gate level) of a binary to decimal decoder
(e) Minimize the following 4 -variable digital function using a K-map: $\mathrm{f}(\mathrm{x})=\Sigma \mathrm{m}(0,1,4,5$, $6,7,8.9 .12,13$ ) and implement with NAND gates it
(f) What is the unique feature of TTL logic family? Explain
(g) Give the circuit (gate-level) of a basic D- flip-flop and its waveforms
(4 marks)
(h) What is called a "universal shift register". Give an IC number and pin configuration of such a register

## QUESTION TWO (Optional)

(a) Compare with some comment TTL and CMOS logic family In terms (i) level of integration (ii) power consumption (iii) speed
(b) Give and comment a basic circuit diagram(transistor level) of a CMOS NAND gate
(c) For the transistor in Fig.1., find the range of $\mathrm{V}_{\mathrm{Bb}}$ for the transistor to be
(i) In the cut-off region
(ii) In the active region
(iii) In the saturation region
(6 marks)


Fig.1. For Question Two (c)
(d) What the main advantage and main disadvantage of ECL logic family
(2 marks)
(e) What is meant by 74ALSXX logic family? Comment on this logic family
(4 marks)
(f) Define the specification" Noise margin" for a given logic family

## QUESTION THREE (Optional)

(a) (i) What determine the colour of an LED?
(ii) Give the mathematical expression
(b) Compare LEDs and LCD seven-segment displays. Give two popular IC used in each type of display
(c) Give the logic diagram( gate level) of a decimal to binary encoder
(d) State and explain three applications of multiplexers
(e) Implement the logic function $\mathrm{Y}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\mathrm{AB}+\mathrm{BD}+\mathrm{BCD}$ using a 8:1 MUX
(f) Name a popular IC number of a full adder

## QUESTION FOUR (optional)

(a) Given the function in SOP form: $\mathrm{f}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\Sigma \mathrm{m}(5,7,12,13,14,15)$
(i) Give its truth table
(ii) Give its Karnaugh map
(iii) Minimize it using Karnaugh map and implement it using 2-input NAND gates (3 marks)
(b) (i) Minimize using Karnaugh maps: $f(\mathrm{PQRS})=\Sigma \mathrm{m}(0,3,4,7,8)+\Sigma \mathrm{d}(10,11,12,13,14,15)$
(ii) Implement the same with NAND gates
(iii) If at Nerokas Engineering Solutions, one 74LS00 costs 50 KES, how much will implementation cost?

## QUESTION FIVE (optional)

(a) (i) Give the logic diagram of an S-R flip-flop with a PRESET and CLEAR inputs
(ii) With the aid of logic symbol transform it into a J-K flip-flop I one hand(3 marks)
(iv) Then transform it into a D-flip-flop in the other hand
(b) (i) What is modulus of a counter
(ii) Give the circuit of a decade counter
(c) Explain the main difference between a register and a counter
(d) State and explain 3 uses of counters
(e) Give the logic diagram of a 4-bit SISO register using D-flip-flops

